Polysilicon-oxide-nitride-oxide-silicon ͑SONOS͒ nonvolatile memory ͑NVM͒ device is one of the most attractive candidates in realizing the continuity of vertical scaling on flash memory. [1] [2] [3] However, the phenomenon of electron back tunneling ͑EBT͒ is known as a serious concern due to the limitation caused by the low erase states threshold voltage V th during higher erasing voltage. 4, 5 Besides, characteristics such as erasing speed and the phenomenon of overerase are still main bottlenecks for SONOS devices to replace the floating-gate ones. In order to overcome these limitations, some approaches about adopting high work-function ͑WF͒ metal gate and high-k charge trapping layer for the NVM device have been proposed. 6, 7 However, the integration of high-WF metal gate, high-k blocking oxide, and high-k trapping layer has rarely been reported. In this work, effects of various metal gates and different blocking oxides on the erasing characteristics for traditional SONOS devices are investigated first. Afterward, the integration of MoN metal gate, HfAlO charge trapping layer, and Al 2 O 3 blocking oxide was further studied in detail based on the above result. 9 metal gates on ONO stack were deposited by a sputter system. Finally, high temperature annealing was performed to all samples, which were intended to simulate the influences of source/drain activation in general NVM cell processes.
For AHO flash cell devices, ϳ6 nm HfAlO films as charge-trapping layer and ϳ15 nm Al 2 O 3 films as blocking oxide were subsequently deposited by atomic layer deposition system after the formation of tunneling oxide, followed by a deposition of TaN ͑S4͒ 9 or MoN ͑S5͒ 9 metal gate using a sputter system. After gate patterning, source/drain regions were formed by implantation with arsenic, activated at 900°C for 30 s. Finally, sintering was conducted in a N 2 / H 2 ambient at 420°C for 30 min.
The erasing characteristics for SONOS devices with various blocking oxides and metal gates are illustrated in Fig. 1͑a͒ . The erasing speed of S2 ͑MoN͒ sample is obviously enhanced as compared with that of S1 ͑TaN͒ one. This illustrates that the erasing properties can be improved by adopting high-WF metal gate. Figure 1͑b͒ shows a schematic energy band diagram of SONOS devices with the two different metal gates during erasing operations. For a TaN gate with WF value of ϳ4.5 eV, a relatively low electron barrier height is observed; it results in an additional electron current ͑J e,TaN ͒ injecting from the metal gate. Therefore, the sum of J e and hole current J h causes a small erasing window and a low erasing speed. However, with an increased WF value ͑ϳ5.15 eV͒ by adopting MoN gate, erasing characteristics are obviously improved due to the rise in electron barrier height and the suppression of the additional electron current ͑J e,MoN ͒ injecting under erasing mode.
Next, the erasing performances of devices with MoN gate combined with different blocking oxides were investigated. The erasing speed for a device with Al 2 O 3 blocking oxide ͑S3͒ 9 is clearly higher than that with the traditional SiO 2 ͑S2͒. 9 The enhancement in erasing properties can be explained by examining the band diagram illustrated in Fig.  2͑a͒ . The additional electron current ͑J e,Al2O3 ͒ during operation is suppressed by the Al 2 O 3 blocking oxide, which possesses larger physical thickness as compared with the SiO 2 one having identical effective thickness. 8 The influence caused by the formation of molybdenumsilicide is another issue that needs to be studied. Figure 2͑b͒ displays the x-ray diffraction ͑XRD͒ spectra for samples with MoN deposited on SiO 2 oxide under different annealing temperatures. The crystalline peak of Mo 5 Si 3 is clearly observed after high temperature annealing, which indicates the formation of molybdenum silicide. The presence of molybdenum silicide in MoN film may lower down the WF value. 10 Therefore, the integration of MoN gate with Al 2 O 3 blocking oxide can suppress the formation of metal silicide, thus enhance the erasing characteristics of the flash device.
To further improve the operating speed, the metal gates of TaN ͑S4͒ 9 and MoN ͑S5͒ 9 were adopted for NVM devices with MAHOS structures. 7 Once more, the enhancement in erasing speed by the Fowler-Nordheim ͑FN͒ operation for NVM device with MoN metal gate is achieved as shown in Fig. 3͑a͒ , which can also be attributed to the suppression of EBT through the blocking oxide during erasing operation. In addition, adopting MoN gate leads to a higher magnitude in hole current, which exceeds the electron current under erasing mode. As a result, the erasing V th can be lower than that of the TaN one.
Regarding NOR device applications, erasing with bandto-band ͑BTB͒ hot hole was adopted and the relative erasing characteristics are also shown in Fig. 3͑a͒ . Results indicate that the improvement in erasing speed is obvious for the MoN sample. Since adopting BTB hot hole erasing leads to a higher electric field across the gate and the drain sides, the additional electron tunneling current from metal gate can be suppressed more efficiently with the MoN gate. Besides, due to the higher WF value of MoN gate, its substrate and tunneling oxide bands bend downward much larger than those of the TaN one at thermal equilibrium. Therefore, when the fixed erasing voltage of BTB-FN operation is applied, a more band bending for the substrate of MoN device can be expected ͓Fig. 3͑b͔͒, which leads to more hot-hole accumulation during BTB-FN operation and then causes more hot holes to be injected into the trapping layer.
Finally, some reliability characteristics for MAHOS flash devices with different metal gates were investigated. The program/erase ͑P/E͒ endurance characteristics of the S4 and S5 9 samples are plotted in Fig. 4͑a͒ . The results show that both memory windows remain large enough ͑ϳ2.2 and 2.5 V͒ and only a negligible V t -shift is seen. The remained threshold voltage ͑V th ͒ windows after data retention test for MAHOS flash devices with different metal gates are illustrated in Fig. 4͑b͒ . Anticipated memory window loss after 10 years is about ϳ17.3% for the S4 9 sample and ϳ23.5% for the S5, 9 indicating that the retention performance for all samples is acceptable.
Electrical characteristics of charge-trapping type flash memory devices with various metal gates and blocking oxides are studied in this work. Results indicate that the erasing performance of flash devices can be improved by adopting high-WF metal gate. Notably, the MoN metal gate should be integrated with high-k blocking oxide to keep its high work function. Besides, by integrating the MoN gate, Al 2 O 3 blocking oxide, and HfAlO charge trapping layer of MAHOS flash devices and adopting BTB hot hole erasing method, high erasing speed and satisfactory reliability characteristics are also demonstrated. 
